


01

STACKUP	
TOP	
GND	
IN1	
IN2	
VCC	
IN3	
GND	
BOT	



Model
FX506LT
FX706LT

REV

CHANGE LIST

Item	Stage	Page	Owner	Change explanation
01	ER	29	EE	ER-E00:Del RUN_ON for 1.2V_MUX enable....1113
02	ER	29	EE	ER-E01:Change G9090 to G9661 to solve PD issue and +1.2V_HDMI ripple issue....1113
03	ER	29	EE	ER-E02:Add N-MOSFET to +1.2V_HDMI for ripple issue....1113
04	ER	29	EE	ER-E04:Change +1.2V to +1.2V_HDMI power rail name....1113
05	ER	29	EE	ER-E05:Del +3V power rail and SR9 and SR7 to shortpad....1113.
06	ER	29	EE	ER-E06:Change +3V_PD to LDO for ripple issue....1113.
07	ER	29	EE	ER-E07:ADD DISCHARGE FORT to +1.2V_HDMI power rail name....1113
08	ER	29	EE	ER-E08:No mount SR82 for surge issue....1113.
09	ER	29	EE	ER-E09:DEL PD to MUX SMBUS....1113.
10	ER	29	EE	ER-E10:Change no mount SQ1,SR66,SR67, NO USED....1113.
11	ER	29	EE	ER-E11:Change no mount HQ3, NO USED....1113.
12	ER	29	EE	ER-E12:Change SR61,SR62,SR63 TO NO-MOUNT for shortpad....1113.
13	ER	11	EE	ER-E13:Change R206 TO NO-MOUNT for shortpad....1113.
14	ER	16	EE	ER-E14:Change R658 and C1094/R658 TO NO-MOUNT....1113.
15	ER	7	EE	ER-E15:Change C269 1000P to 10U_4 for power ripple....1113.
16	ER	18	EE	ER-E16:Add 0.1U near MR8....1113.
17	ER	19	EE	ER-E17:Add 0.1U near MR10....1113.
18	ER	32	EE	ER-E18:Change C1116 47U to 10U_4 for ripple....1113.
19	ER	22	EE	ER-E19:Change GPIO27_IPFC_HPD to GPIO27_IPFC_HPD# for Low active....1113.
20	ER	22	EE	ER-E20:Change GPIO18_IPFE_HPD to GPIO18_IPFE_HPD# for Low active....1113.
21	ER	28	EE	ER-E21:Del RPI/RP2/RP3/RP4 and EMI by pass for EMI request....1113.
22	ER	07	EE	ER-E22:Change C288,C73,C72 From 47uF to 22uF for PASS VRT1....1119
23	ER	29	EE	ER-E23:Change SU10 part number for E ver and 08FW to fix PD2.0 fail issue....1120.
24	ER	36	EE	ER-E24:Change KR122 0ohm to no-mount for no support....1120
25	ER	28	EE	ER-E25:Change EMIL5,EMIL6 to 8L3M1SAG221SN10 and C1072 C1073 to 10P For EMI issue and signal pass....1122.
26	ER	31	EE	ER-E26: Change 2.1ohm to 5.1ohm for fix TDR issue....1122.
27	ER	12	EE	ER-E27: Change R43 to no-mount and add R874 100K to GND for fixed GPU timing issue....1122.
28	ER	23	EE	ER-E28: Change VR113 to 10K for fixed GPU timing issue....1122.
29	ER	34	EE	ER-E29: Change C355,C356 to no-mount for fix TP timing issue....1122.
30	ER	35	EE	ER-E30:Add AR47 moat resistor between AGND&GND and connect to AU1 pin20 for active speaker noise issue in SS....1122.
31	ER	37	EE	ER-E31:Del KO15KQ13 for no support Red backlight....1125.
32	ER	33	Power	ER-001:PR258 from 100ohm to 105ohm for +1.0V_GPU output voltage.
33	ER	48	Power	ER-002:Add PC169 & PC170 47pF for ASUS SOW.
34	ER	41	Power	ER-003:Change PR1093 from 16.9k to 1.87k to set IA icomax 128A for CMH base.
35	ER	41	Power	ER-004:Change PC1081 from 86pF to 330pF to correct L-DCR matching.
36	ER	41	Power	ER-005:Change PR1078 from 422 to 412 ohm to set OCP 180A for H42.
37	ER	41	Power	ER-006:Change PC1068 from NI to 47nF to correct L-CDR matching.
38	ER	41	Power	ER-007:Change PR1057 from 107k to 113k to correct IMONA for H62.
39	ER	41	Power	ER-008:Change PR1078 from 385 to 287 ohm to set OCP 116A for H42.
40	ER	41	Power	ER-009:Change PR1057 to 76.8k to correct IMONA for H42.
41	ER	41	Power	ER-010:Change PR1070 from 5.11k to 3.48k to correct DCCL for H42.
42	ER	43	Power	ER-011:PC1333,PC1334,PC1335,PC1336,PC1337,PC1338 add 22uF to pass Intel 20mV Ripple voltage at PS0 , original 20mV Ripple failure Intel Ripple voltage spec for H62H42 GT.
43	ER	41	Power	ER-012:Change PC1044 from 10nF to 15nF to correct L-DCR matching for H62H42 SA.
44	ER	41	Power	ER-013:Change PC1050 from 220pF to 680pF to reduce undershoot for H62H42 SA.
45	ER	47	Power	ER-014:Delete PD13 & PD14 for SHDNW issue.
46	ER	47	Power	ER-015:PC167 1000P change to 2200P for meet HDD rise time SPEC.
47	ER	47	Power	ER-016:PC164 1000P change to 680P for meet TP rise time SPEC.
48	ER	45	Power	ER-017:PR642 change to 6.49K+-1% for output voltage up.
49	ER	49	Power	ER-018:PD11 & PQ40 change mount & PR240 change no-mount for ADP plug-out issue.
50	ER	41-55	Power	ER-019:0ohm change to short pad.
51	ER	44-53	Power	ER-020:Remove output short pad.
52	ER	45	Power	ER-021:PU1327 all component change to non-mount & +1.05V_VCCSTG source change to PU32 side for EE request.
53	ER	35	EE	ER-E31:AR14 and AR5 change from 22 ohm to 10 ohm increasing the FSOV margin.
54	ER	30	EE	ER-E32:Remove CON6 for USB board FFC CONN.
55	ER	47-49	Power	ER-022:Add test point PTP1-PTP6 for ASUS request.
56	ER	47	Power	ER-023:Reserve PEC81 0.1uF for EMI request.
57	ER	30	EE	ER-E33:Reserve CON6 for USB board FFC CONN.
58	ER	31	EE	ER-E34:KR64, KR65, KR66, KR67, KR68 change from 380 to 931 ohm for brightness.
59	ER	49	Power	ER-024:PR238 change to 0ohm & PR232 change to 16Kohm for Pays Pmax setting.
60	ER	16	EE	ER-E35:Reserve U28 for C10 GATE# support.
61	ER	48	Power	ER-025:PCN1 change to DFHD06MR208 for blistering issue, so the manufacturer changed the material from PA6T CHANGE TO LCP.
62	ER	35	EE	ER-E36:AL5,AL6 change to CX801T20001 and AR14,AR15 change to 22 ohm for FSOV.
63	ER	17	EE	ER-E37:Add EMC307,EMIC88 for RF.
64	ER	29	EE	ER-E38:SL12 change from SY6863B3ABC to GS16811TP1U, SR55 change to 18.7K, SR54 change to 8.87K for ILIM.
01	PR	35	EE	PR-E01:ACN1 Change PIN Define
02	PR	30	EE	PR-E02:Remove CON6 for USB board FFC CONN
03	PR	29	EE	PR-E03:Mount SL15 for DP HPD
04	PR	14	EE	PR-E04:Add BOARD ID0 define for I7&8
05	PR	17	EE	PR-E05:Add EMC89/EMC91/EMC93 0.1uF and EMC90/EMC92/EMC94 for EMI, EMC89 and EMC90 un-mount for Height limitation
06	PR	30	EE	PR-E06:L8,L9,L12,L13 change to RFL11T2SA0AR for RF
07	PR	17	EE	PR-E07:EMIC35/EMIC37/EMIC38/EMIC42 change from 100p to 2200p, EMIC37/EMIC47/EMIC40 change from 100p to 0.1u for EMI
08	PR	39	EE	PR-E08:HDMI DDC pull-up resistor HR20VHR21 change from 2.2K to 3K for HDMI protocol issue
09	PR	48	Power	PR-001:Add PEC27 0.1uF for EMI request.
10	PR	49	Power	PR-002:Add PEC28 2200pF for EMI request.
11	PR	4/11	EE	PR-E09:mount R190, R193, R192 and remove R872, R873 for HDMI lag issue
11	PR	37	EE	PR-E10:KR84, KR86 change from 220 ohm to 2.2K ohm for ID K8 LED brightness request.

DOC NO.

PROJECT MODEL :

BKLGBKLH

APPROVED BY:

DATE:

2018/01/17


PART NUMBER:

DRAWING BY:

REVISION:

1A



Host CLK:
Trace length < 11000 mils
Trace spacing = 15 / 20 mils, Impedence 85 ohm




CPU CORE SVID


Layout note:

1. Need routing together
2. ALERT need between CLK and DATA.




Configuration Signals:		The CFG signals have a default value of '1' if not terminated on the board.
CFG[0]	Stall reset sequence after PCU PLL lock until de-asserted	Note that some of the Intel reference designs board might connect CFG[0] to HOONQ3 . This mode is not needed on a Odm board .
CFG[2]	PCI Express Static Lane Reversal	x1 = Normal operation x0 = Lane numbers reversed
CFG[4]	DP enable	x1 = Disabled x0 = Enabled
CFG[6:5]	PCI Express Bifurcation	x00 = 1 x8 & 2 x4 PCI Express x01 = reserved x10 = 2 x8 PCI Express x11 = 1 x16 PCI Express
CFG[7]	PEG defer training	x1 = PEG train follow RESETB de-asserted x0 = PEG wait for BIOS for training





Interleaved

05




CML Processor (POWER)

Follow CML H page 126 to 45W(GT2): +VCCGT=32A



www.teknisi-indonesia.com

Follow CML H EDS page 124 to 45W(GT2): VCC_CORE=140A for 8 code
 Follow CML H EDS page 124 to 45W(GT2): VCC_CORE=128A for 6 code
 Follow CML H EDS page 124 to 45W(GT2): VCC_CORE=86A for 4 code




CML-H Processor (GND)


09



CML-H Processor (RESERVED, CFG)



www.kisi-indonesia.com



Cannon Lake PCH-H Strapping Table

EC Drive High for OVERRIDE


Change R58,R59,R843,R842 mount to no mount for no support DDI....Tommy_0903

PCH Strap: GPP J6 = M.2 CNVI STRAP
HIGH -> DISABLE / LOW -> ENABLE

Note: If VCCSPI is connected to 1.8V rail, this pin strap must be a '1' for the proper functionality of the SPI (Flash) I/Os

External pull-up is required. Recommend 100K.

need to add +1.05V power rail



For CNVI


ESD6 CLOSE TO U7

C324 CLOSE TO U7.B2


1.24V for CNVI logic = VCCDPHY_1P24 & +VCCPRIM_1P24
 This rail is generated internally with a LDO and needs to be routed to the motherboard
 so that the rail can be supplied back to the SoC.
 Refer to the Platform Design Guide for implementation details.

C1114, C1115 CLOSE TO U7.C1 pin


www.teknisi-indonesia.com



SMT GASKET-BOT




CPU FAN



CPU / GPU brket



Audio





2nd SSD NUT




PCH NUT




USB2.0 CONN GP




Type C










DDR4 clip PAD



2D barcode





USB2 PAD





www.teknisi-indonesia.com


www.teknisi-indonesia.com













MEMORY: FBA Partition 31..0

25




MEMORY: FBA Partition 63..32




MEMORY: FBB Partition 31..0

26




MEMORY: FBB Partition 63..32






MEMORY: FBC Partition 31..0

27




MEMORY: FBC Partition 63..32







PD Controller



DP MUX




Type C



www.teknisi.com


USB 3.2 GEN1 Type A/ PORT1

PR-E06:L8/L9/L12/L13 change to RFL11T2SA0AR for RF




USB 2.0 PORT1

PR-E02:Remove CON6 for USB board FFC CONN.....0217




USB 3.2 GEN1 Type A/PORT2


PR-E06:L8/L9/L12/L13 change to RFL11T2SA0AR for RF



31




ER-032:Change HDD FFC pin define for ME cable routing....1126



Main SSD


32



WLAN/BT


NGFF Wifi/BT (Hybrid Type E)

www.teknisi-indonesia.com



2ND SSD

Change PCIe name for 2ND SSD....Tommy_0829




+3V R886 *10K 5% 2

DEL R866 and PEDET2 no support SATA for 2ND SSD....Tommy_0920

CN16

NGFF MKEY



Change connector list

DEL R861,R862,R863 no support DEVSLP for PCIE 2ND SSD....Tommy_0903

PLTRST# C1110 220p/50V_4 Close to CN16

www.teknisi-indonesia.com




Quanta Computer Inc.
PROJECT : FX506L/FX706L


Size	Document Number	Rev
	2ND SSD	2A
Date: Thursday, March 26, 2020	Sheet 33 of 59	

Thermal

Near CPU





Touch Pad Connector AA type




34

www.teknisi-indonesia.com












KEYBOARD Con.




KEYBOARD BACKLIGHT Con.

8/7 Change to footprint.


1 Zone RGB




1 Zone R



ESD23 CLOSE TO KHE1




4Pins Fan Connector Pins Definition



Pin No.	Function
Pin 1	TACHO
Pin 2	GNA
Pin 3	PWM
Pin 4	+5V


FAN1 for GPU(New)


38




FAN2 for CPU


www.teknisi-indonesia.com





Quanta Computer Inc.
 PROJECT : FX506L/FX706L

Size	Document Number	Rev
	FAN	2A
Date:	Thursday, March 26, 2020	Sheet 38 of 59









VCORE


42



GFX_CORE




www.teknisi-indonesia.com




www.teknisi-indonesia.com


+1.05V_S5



www.teknisi-indonesia.com




1.2VSUS & VTT_MEM




STATE	S3	S5	+1.2V_SUS	VTTREF	VTT
S0	1	1	On	On	On
S3	0	1	On	On	On
S4S5	0	0	Off	Off	Off

www.teknisi-indonesia.com


+2.5V_SUS






AC IN (On-Board DC-Jack)

Fuse Rating =
 $I_{R(max)} (0.75 \times 0.88)$
 $230W / 19.5V / 0.66 = 17.87A$





Battery IN


Fuse Rating =
 $I_{R(max)} (0.75 \times 0.88)$
 $90W / 11.35A / 0.66 = 17.2A$






www.teknisi-indonesia.com













+1.0V_GPU

N18E-G0 TDC=1.6A, Max=2.5A




Load Switch for GPU


N18E-G0 TDC=1.6A, Max=2.5A



+1.8V_GPU_AON

1.8V
N18E-G0 TDC=2.2A, Max=2.9A

Discharge



1V8_GPU_AON


1V8_MAIN_EN

+1.8V_GPU


NVVDD


PEX_VDD


FBVDDQ



OVR-M







OS status	S0	S0ix	S3	(Soft OFF)	(Soft OFF)	(Soft OFF)	(Soft OFF)	
H/W status	S0	C10	S3	S4 (Win10 off) RTC wake Enable WOLAN Enable	S4 (Win10 off) RTC wake Disable WOLAN Disable	S5 (Fast Startup "y")	S5 (Fast Startup "x")	
RUN_ON	H	H	L	L	L	L	L	
+3V	H	H	L	L	L	L	L	
+5V	H	H	L	L	L	L	L	
+0.675V_DDR_VTT	H	H	L	L	L	L	L	
+VCCSA	H	H	L	L	L	L	L	
+VCC_GFX	H	H	L	L	L	L	L	
+VCC_CORE	H	H	L	L	L	L	L	
C10_GATE	H	L	L	L	L	L	L	
+1.05V_VCCSTG	H	L	L	L	L	L	L	
+0.95V_VCCIO	H	L	L	L	L	L	L	
+1.2V_SUS_C10(VCCPLL_OC)	H	L	L	L	L	L	L	
SUS_ON	H	H	H	L	L	L	L	
+1.05V_VCCPLL/+1.05V_VCCST	H	H	H	L	L	L	L	
+1.05V_SUS	H	H	H	L	L	L	L	
+1.2V_SUS	H	H	H	L	L	L	L	
SUS_ON_2.5V	H	H	H	L	L	L	L	
+2.5V_SUS	H	H	H	L	L	L	L	
S5_ON_2	H	H	H	L	L	L	L	
+1.05V_S5	H	H	H	L	L	L	L	
S5_ON	H	H	H	L	L	H	L	
+3V_S5	H	H	H	L	L	H	L	
+1.8V_S5(From PCH)	H	H	H	L	L	H	L	
+5V_S5	H	H	H	L	L	H	L	

www.teknisi-indonesia.com